Verilog for FPGA Development: Selection Statement Case

Module Description

Examines the "case" selection statement, akin to the "if" statement but the "case" statement evaluates the selections concurrently.