@W: MT530 :"d:\02_lscc\13_vhdl\lab03\lab03\source\impl_1\cnt24.vhd":23:8:23:9|Found inferred clock Gen_CNT|clk which controls 17 sequential elements including cnt_reg[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
