@W: CD638 :"D:\02_LSCC\13_VHDL\LAB05\LAB05\source\impl_1\top.vhd":36:7:36:13|Signal seq_sig is undriven. Either assign the signal a value or remove the signal declaration.

