@W: MT530 :"d:\02_lscc\13_vhdl\lab04\lab04\source\impl_1\fsm.vhd":27:0:27:1|Found inferred clock counter_fsm|clk which controls 12 sequential elements including state[1]. This clock has no specified timing constraint which may adversely impact design performance. 
